We present an empirical thermal model for VCSELs based on extraction of temperature dependence of macroscopic VC-SEL parameters from CW measurements. We apply our model to two, oxide-confined, 850-nm VCSELs, fabricated with a 9-μm inner-aperture diameter and optimized for high-speed operation. We demonstrate that for both these devices, the power dissipation due to linear heat sources dominates the total self-heating. We further show that reducing photon lifetime down to 2 ps drastically reduces absorption heating and improves device static performance by delaying the onset of thermal rollover. The new thermal model can identify the mechanisms limiting the thermal performance and help in formulating the design strategies to ameliorate them.
INTRODUCTION
High-speed, vertical-cavity surface-emitting lasers (VCSELs) operating at 850 nm, with data rates as high as 40 Gb/s 1, 2 are being developed for diverse applications including high-performance computing, optical interconnects, and consumer electronics. 1, 3, 4 The fact that commercial multimode fibers and polymer waveguides are optimized for the 850-nm wavelength band 5 has also significantly contributed to the rapid pace of their development.
Compared to their other short-wavelength counterparts (980-1100 nm), 6 pushing the data-rate of 850-nm VCSELs to beyond 40 Gbit/s has posed multiple technological challenges. Significant work had to be done to enhance the datatransmission rates and distances for devices operating in this wavelength regime. [7] [8] [9] [10] [11] [12] [13] Optimization of the active-region design for high differential gain has been achieved through the use of strained quantum wells. In the GaAs material system, compressive strain is incorporated by adding indium to the gain material. This causes a red-shift of the gain-peak, which in-turn has to be compensated by increasing the Al content in the barrier material and reducing the quantum well width. 7 However, the reduced quantum well width enhances carrier leakage 14 which further worsens progressively with increasing device temperatures. This in-turn limits the high-speed operation. 15 Reduction in K-factor has been achieved by reducing the photon-lifetime, 8 increasing differential gain, 13 and reducing the gain-compression coefficient. Reduction in gain-compression coefficient is achieved by optimizing the separate-confinement hetero-structure (SCH) region for a short carrier capture time. 9 The pad and mesa capacitances have been minimized by using low-k dielectric material such as benzo-cyclo-butene (BCB) 10 or polyimide 11, 12 and by employing multiple oxide layers, 8 respectively.
Among all these techniques, the reduction of photon lifetime through a shallow surface etch in the top DBR has lead to the most dramatic improvement in both the static and dynamic performance of 850-nm VCSELs. 8, 16 In this paper, using an empirical thermal model for VCSELs based on extraction of temperature dependence of macroscopic VCSEL parameters from CW measurements, we study the impact of photon lifetime reduction on thermal degradation mechanisms in 850-nm VCSELs at different ambient temperatures.
EMPIRICAL THERMAL MODEL
The details of our empirical thermal model can be found in a recent paper. 17 Briefly, our model relates the power dissipated as heat to macroscopic VCSEL parameters. The temperature dependence of these parameters is extracted from a few basic CW measurements. The total power dissipated as heat can be written as
where P QPD , or quadratic power dissipation, is the power dissipated across the series resistance (R s ):
Here, I b is the bias current, T a is the ambient temperature, and R s has been replaced by the differential resistance (dV b /dI b ) at a given bias voltage V b . We have included a direct dependence of series resistance on bias current caused by charge accumulation at the hetero-interfaces in the distributed Bragg reflectors (DBRs) as well as power dissipated through voltage drop across the diode 18 ; it leads to a reduction in R s with I b .
17
P LPD , or linear power dissipation, is the sum total of carrier thermalization, spontaneous carrier recombination, carrier leakage, and internal optical loss. It can be written as:
where P therm is the power dissipation from carrier thermalization, P rec corresponds to spontaneous carrier recombination, P leak corresponds to carrier leakage and P abs corresponds to absorption of stimulated photons in the VCSEL cavity. Below lasing threshold, it is assumed that all spontaneous recombination events produce heat 17 . K(T ) is the LPD coefficient whose value also depends on the device temperature T (and as a consequence on both T a and I b ). Here, T = T a + ΔT is the sum of ambient temperature T a and increase in the device temperature (ΔT ) induced by the bias current. Henceforth, the value of any particular device parameter corresponds to a fixed T a and I b (unless specified otherwise).
Above lasing threshold, where self-heating becomes significant, the LPD coefficient K(T ) can be expressed in terms of macroscopic VCSEL parameters as:
where E B (T ) and E L (T ) are the temperature-dependent barrier-bandgap energy and laser-photon energy (in eV), respectively, q is the electron charge, I th (T ) is the threshold current, η i (T ) is the internal quantum efficiency, α T m (T ) and α B m (T ) are the optical losses through the top and bottom DBR, respectively, and α i (T ) is the internal cavity loss. The device temperature is obtained using the thermal impedance R th (T ) which relates the change in T to the P tot as
Finally, the optical power emitted through the top DBR is calculated using:
where λ is the emission wavelength, c is the speed of light and h is the Planck constant. Equations (1) to (4) are used to calculate P tot as a function of I b . Equations (5) and (6) then provide variations in T and P opt with I b , respectively.
The temperature dependence of the macroscopic VCSEL parameters is found as follows: E B (T ) is determined from the Varshini equations; 17, 19 E L (T ) is estimated from temperature dependence of the lasing wavelength λ of the fundamental LP 01 mode. 17 The measured value of Δλ/ΔT for all the device is around 0.06 nm/ • C. This quantity is used to estimate the device temperature at various values of T a and I b . I th (T ) is quantified from the measurements of the emitted optical power, voltage and emission wavelength as a function of the I b over a range (15 to 100
• C) of ambient temperatures. 17 The measurements are performed under CW conditions, and temperature dependence is extracted from data recorded at or just above threshold where self-heating can be assumed to be negligible (T ≈ T a ). The internal optical loss, α i (T ), is extracted from the measured dependence of output power on bias current just above threshold for VCSELs with different top-DBR reflectivities. This reflectivity is varied by changing the thickness of the top layer (using dry etching), which controls the phase of the surface reflection.
8 By performing these measurements at different ambient temperatures, the temperature dependence of α i (T ) is obtained. Other methods for carrying out these measurements for any VCSEL have been previously reported. 20 The temperature dependence of the internal quantum efficiency, η i (T ), is also extracted from the measured P opt -I b curves. The slope efficiency (SE) is extracted from the P opt -I b curves at different ambient temperatures by averaging the slope dP opt /dI b over optical powers in the range of P 1 and P 2 . 17 The choice of P 1 and P 2 is constrained such that the increase in the device temperature over this range should be negligible (ΔT ≤ 5
• C). Therefore, P 1 is chosen as emitted power at the lasing threshold at a particular ambient temperature and P 2 is chosen as 10% of the maximum emitted power at room temperature. The external differential quantum efficiency is then calculated using
We then calculate η i (T ) using the relation
Here, the temperature dependence of the transmission loss rates through the top and bottom DBRs is accurately calculated using an effective index model that takes into account the temperature dependence of the refractive index of the constituent layers of the DBRs. 8, 21 Finally, temperature dependence of the thermal impedance, R th (T ), is estimated by measuring the change in the emission wavelength, and therefore the increase in the device temperature, with increasing dissipated power in the current range I b < 2I th at different ambient temperatures. 12 This is done so that temperature increase due to bias-current induced self-heating is negligible.
CW MEASUREMENTS ON THE DEVICES UNDER TEST
The basic structure, common to both the VCSELs (without and with a 55-nm surface-etch in the top DBR), is shown in Fig. 1 . It is grown on undoped GaAs substrates and employs an oxide-confined configuration optimized for high speed modulation. 16 The top and bottom DBRs are fabricated with graded interfaces and modulation doping to reduce their electrical resistance. 13 The bottom DBR is partly composed of AlAs to lower its thermal impedance. 8 The active region is made of five strained InGaAs quantum wells for improved differential gain 7 and is surrounded by a SCH designed for efficient carrier trapping and low gain-compression. 9, 16 As indicated with dark shading in Fig lower part of the top DBR are composed of high Al-content (98% for the bottom two and and 96% for the remaining four) to form a small oxide aperture for current and optical confinement and a larger oxide aperture (twice the inner aperture diameter) for reducing device capacitance. 8 In a second dry-etching process, the bottom contact layer is reached and the n-contact layers are evaporated. The etched mesas are embedded in a low-k dielectric (BCB) to further reduce the parasitic capacitances. 10, 13 After the bondpad sputtering, a shallow surface etch is made in selected VCSEL to optimize top-DBR reflectivity (and consequently the cavity photon lifetime). The two devices analyzed in this work have a 9-μm inner aperture diameter. The device with no surface etch is henceforth designated device A and the device with 55 nm surface etch is designated device B. Devices A and B correspond to photon-lifetime of 6.8 and 1.4 ps respectively at 55
• C ambient temperature.
To perform CW measurements, the two VCSELs were placed on a copper stage with active temperature control. The emitted optical power was detected by a calibrated, large-area photodiode (UDT Sensors PIN-10D) for accurate measurements. Measurements were performed over an ambient temperature range of 15-100
• C. For spectral measurements, the light was coupled into a multimode fiber that was connected to an optical spectrum analyzer. All spectral measurements were performed with 0.1 nm resolution. As a result, device temperatures deduced from the spectral data are accurate to within 1.6
• C. Experimental data from CW measurements is presented in Fig. 2 . Part (a) shows the maximum emitted optical power (P max ) as a function of T a . A straight line can be fitted to these measurements for both these devices. At T a corresponding to P max = 0, each VCSEL stops lasing. It is important to note that the internal device temperature under such conditions is higher than T a . Our VCSELs are projected to stop lasing in the vicinity of 130
• C. This indicates that the cut-off temperature strongly depends on VCSEL cavity design. From this point on, we present measurements and simulations corresponding to T a = 25, 55, 85
• C. The choice of these three temperatures allows us to study the impact of photon lifetime on thermal degradation mechanisms in high-speed, 850-nm VCSELs across a broad range of ambient temperatures. Fig. 2 show P opt , V b , R s , and P tot as a function of I b , respectively, under CW operation at the three ambient temperatures. The main figures correspond to device B and the inset figures correspond to device A. Comparing devices A and B with the same inner aperture diameter (9 μm), as the shallow surface etch in the top DBR is increased from 0 to 55 nm, the transmission-loss rate increases from 0.058 to 0.653 ps −1 . As shown in Fig. 2 (b), this in turn causes P max and I b corresponding to P max to increase. Over a broad range of ambient temperatures (15-100
• C), the increase in P max is between 145 and 135% with no obvious trend, whereas the increase in I b corresponding to P max decreases in a linear fashion from 26% to 13% . This behaviour indicates that the performance enhancement from photon lifetime reduction is being countered through some other physical mechanism, particularly at higher ambient temperatures. This issue will be discussed in detail in the subsequent sections of this manuscript.
Electrically, these two devices are identical (a shallow surface etch in the top DBR has an insignificant effect on electrical properties). This leads to almost identical R s for the two devices over the entire range of T a and I b , as shown in the inset of Fig. 2(d) . Finally, comparing the rate of increase of P tot with I b for the two devices [ Fig. 2(e) ], it can be seen that power dissipated as heat in device A exceeds that in device B at any ambient temperature and bias current. In subsequent sections, the origin of this excess power dissipation will be discussed. Tables 1 and 2 summarize the values of the parameters of the two devices at T a = 55
• C as well as their temperature dependence deduced from the measurements. It also summarizes the errors in the corresponding measured values. It is important to understand the sources of errors in these extracted values. The uncertainty in the value of α T m is related to the ±2 nm uncertainty in the surface etch depth. For the analysis presented here, it is ignored. 8 Bias-current-induced increase in device temperature 17 is a prominent source of error in the parameter values. It depends on the ambient temperature T a owing to the temperature dependence of thermal impedance [see Eq. (5)] and increasing difficulty in stabilizing high stage temperatures against room temperature. At low ambient temperatures, the error in the extracted parameter values corresponds to the resolution limit of the device thermometer which is limited by the resolution of the optical spectrum analyzer. 13, 17 Assuming a worst-case value of 5
• C at T a = 100 • C for both the devices, the corresponding worst-case errors in the parameter values are given in Tables 1 and 2 . Temperature dependencies of internal quantum efficiency and threshold current (I th ) for the two devices were estimated from the measured P opt -I b curves.
18, 22 I th was calculated using a two-segment line-fit at any ambient temperature. This method is relatively insensitive to ambient-temperature induced changes in slope efficiency. 18, 22 A parabolic fit to measurements is used to model the dependence of I th on device temperature. 17 The maximum error in I th is less than 2% for both the devices. The temperature dependence of internal quantum efficiency is extracted using the method described in Section 2. A function of the form η i (T ) = η i (RT )/[1 + (T/T cr ) 4 ] is used to numerically fit to the measurements; 17, 22 η i (RT ), where RT stands for room temperature, can be measured independently, 8, 20 and T cr is used as the fitting parameter. The values of T cr are also summarized in Table 1 . It is important to note that T cr for any device is quite close to T max , the temperature at which the corresponding VCSEL is projected to stop lasing [ Table 1 ]. The maximum calculated error in the extracted value of η i is less than 1%. Transmission losses through the top and the bottom DBR were calculated numerically using an effective index model. 17 Additional details on the methods described above, the origin of errors in their values, physical explanations behind the temperature dependence, and previously reported room temperature values can be found in. 8, 13, 17 
PREDICTIONS FROM THERMAL MODEL
In this section we use the parameter values extracted from CW measurements (see Tables 1 and 2 ) to study how these parameters influence the thermal rollover mechanisms. We also look at how selected VCSEL parameters evolve with increasing bias current and the influence of this evolution on thermal rollover behavior. We use the procedure outlined in section 2, together with the parameters listed in Tables 1 and 2 , to simulate the basic VCSEL characteristics. Figure 3 shows the measured and predicted values of P opt , P tot , and T , respectively, as a function of I b at T a = 25, 55, and 85
• C for the two devices under test. The main figures correspond to device B and the inset figures correspond to device A with the same x and y axis. It can be seen in parts (a)-(c) that the quantitative agreement is not the same for two devices across the three ambient temperatures. However, the mismatch is less than 10%. We thus conclude that theoretical predictions based on Eqs. (1), (5), and (6) are in reasonable agreement with the measured data for both the devices over a broad range of ambient temperatures, across the entire range of I b . This depicts the optical, electrical, and thermal consistency of our thermal model as well as quantifies the underlying accuracy of the derived temperature dependence of VCSEL parameters.
We next consider changes in selected VCSEL parameters with bias current to gain some insight into the origins of thermal rollover. In Fig. 4 , we plot the variation of η i and I th with I b for the two devices under test at three ambient temperatures. Figure 4 (a) corresponds to device A and part (b) corresponds to device B. Analyzing the evolution of internal quantum efficiency plotted on the left scale, it can be seen that at 25
• C ambient temperature, the value of η i at low bias current for device B (about 78 %) is significantly lower than that of device A (86 %). This difference in internal quantum efficiency extends across a broad range of ambient temperature and bias currents. The physical reason behind this difference can be explained as follows: Ideally, a shallow surface etch should not drastically alter η i . Indeed, the impact on η i is insignificant for up to a 40-nm surface etch. 8 However, beyond 40 nm, increased cavity losses lead to an increase in the threshold carrier density, which in turn increases carrier leakage, causing a reduction in η i . Further, it can be seen that for both the devices at any ambient temperature, there is a sharp decrease in the values of η i at high bias currents. These high bias currents correspond to onset of thermal rollover in these devices. Therefore this rapid decrease in the value of η i at high device temperatures is responsible for the onset of thermal rollover.
Similarly, looking at the threshold current evolution plotted on the right scale, it can be clearly seen that, at high I b corresponding to a sharp decrease in the values of η i , there is a corresponding increase in the values of threshold current. Since the emitted optical power is ∝ (I b − I th (T )), an increase in the threshold current reinforces the sharp reduction in the value of η i and hastens the output power saturation. However, the deleterious effect of threshold current can be independently mitigated by optimizing wavelength detuning between the gain peak and the cavity resonance at which the VCSEL operates. Comparing the evolution of K for both the devices, it can be seen that close to I th , the value of K is close to 2 W/A but it decreases quite rapidly as the drive current is increased. It takes a minimum value and begins to increase gradually on further increase in I b . This peculiar evolution can be understood as follows: 17, 22 Consider first heating due to the carrier recombination which is high below the lasing threshold. This is due to the fact that a significant percentage of the injected carriers recombine spontaneously to produce heat. It is reduced near and beyond the laser threshold because of the clamping of the carrier density. Further,the recombination heating coefficient scales with I th /I b 17 .
Optical absorption (absorption of photons produced by stimulated emission in the VCSEL cavity) starts at the lasing threshold and its contribution increases with I b due to an increase in the number of stimulated photons. The net effect of carrier recombination and optical absorption is an initial reduction of K with increasing I b around threshold. It is important to note that carrier thermalization and carrier leakage are low and nearly constant over these low bias currents and hence do not have a significant impact on the evolution of K.
With further increase in I b , K in Fig. 5 for both the devices, takes its relatively low values for all ambient temperatures. For these I b values, carrier thermalization and absorption heating are nearly constant while spontaneous recombination and carrier leakage are slowly decreasing and increasing, respectively. The net effect is a nearly constant K. With a further increase in bias current, increase in carrier leakage dominates, causing an increase of K and a corresponding super-linear increase of P LPD . Further, absorption heating saturates at I b corresponding to P max , which is consistent with the saturation of the stimulated photon density in the laser cavity.
Contrasting the evolution of K for both the devices, it can be seen that at moderate bias currents corresponding to nearly constant K values, device B has significantly lower value of LPD coefficient K (nearly 40 % at 25
• C) as compared to device A. This reduction of K reduces the linear power dissipation [Eq. (3)] which in turn delays the onset of thermal roll-o;ver. A shallow surface-etch in the top-DBR therefore not only reduces the device photon lifetime but also reduces the value of K over typical operating currents which improves device static performance. The relative reduction in the value of K between the two devices is less prominent at high bias currents corresponding to thermal rollover. The same assertion is valid at high ambient temperatures (T a ≥ 55
• C) This can be attributed to increased carrier leakage in device B compared to device A. The physical origins of this increased carrier leakage and its impact on device performance will be discussed in the next section.
IMPACT OF PHOTON LIFETIME
The photon lifetime (τ p ) of a VCSEL is given by 8, 22 
For device A (no surface etch), τ p is 6.8 ps. This value reduces to near 1.4 ps for device B with the 55-nm surface etch. These values are calculated at 55
• C ambient temperature. It has been shown that a shorter photon lifetime improves the high-speed performance of 850-nm VCSELs. 8 Here, we look at the impact of photon lifetime on the various thermal rollover discussed in section 2.
In Fig. 6 , we study the impact of photon lifetime on the LPD and QPD mechanisms by simultaneously comparing their evolution at three different ambient temperatures in the two devices under test. In parts (a,d) P LPD and P QPD as a function of I b , in parts (b,e) individual LPD contributions versus I b , and in parts (c,f) contributions of LPD and QPD mechanisms to ΔT for devices (A,B) respectively are plotted. The inset figures in parts (c-f) show the magnified version of the main figures at low bias currents for the sake of clarity. For both the devices, the solid, dashed and dotted lines correspond to 25, 55, and 85
• C ambient temperatures respectively.
Left and right columns in Fig. 6 (parts a,d) show the contributions of P LPD and P QPD to P tot for devices A and B respectively. For both these devices, P LPD exceeds P QPD . This can be attributed to the fact that R s and K in Eqs. (2) and (3) themselves depend on temperature, and therefore on I b . Beyond a certain I b , while K increases with I b (Fig. 5) , R s decreases with I b (Fig. 2d) . Since similar evolution of K and R s has been found for both the devices, it can be concluded that P LPD is the dominant contributor to the self-heating effects for this class of devices. Devices A and B are electrically identical, and therefore the power dissipated across series resistance is identical for both these devices. Since P LPD for device A is significantly higher than that for device B at any I b , we can conclude that a higher P LPD in device A is limiting its thermal performance. It is important to note that the comparative analysis of the thermal degradation mechanisms for the two devices is valid only upto 15 mA bias current which is the maximum bias current for device A. Lower linear power dissipation in device B means that it can be biased at currents in excess of 15 mA. At these bias currents, the power dissipation in device B will be higher than that in device A.
To understand the reason behind higher P LPD for device A, we plot in Figs. 6 (b,e) , the dependence of individual LPD contributions on I b for devices (A,B) respectively at three ambient temperatures. It can immediately be seen that P abs is much higher for device A as compared to device B at any ambient temperature. In fact, for device B, P abs is almost negligible. This implies that a surface etch reduces the photon lifetime which not only reduces the damping 8, 18 but also significantly reduces absorption heating which delays the onset of carrier leakage, which in-turn improves the static performance of the device. However, it is important to note that at low bias currents, P leak for device B is higher than that for device A. Therefore, a trade-off exists between absorption heating and carrier leakage in devices that control photon lifetime through a shallow surface etch in the top DBR. 22 This trade-off is different from that observed in conventional VCSELs involving absorption heating and Joule heating. 11, 17 A general design guideline for this class of devices for optimizing high-speed performance is that photon lifetime should be optimized to the point where there is an insignificant increase in the threshold carrier density required for lasing. The residual carrier leakage can then be managed using other techniques such as reducing series resistance 10 and thermal impedance. 13 Indeed, devices with a 40-nm surface etch depth have been found to have superior high-speed performance. Figure 6 (c,f) shows the contribution of various power dissipation mechanisms to the total heat load for devices (A,B) respectively at three ambient temperatures. Again, the dominant contribution to increase in device temperature comes from Joule heating and carrier leakage. In device A absorption heating also contributes significantly to the total heat load. It can be seen that reduced contribution of absorption heating to the total heat load in device B implies that increase in device temperature (ΔT ) in device B is less than the corresponding value in device A at any ambient temperature across a broad range of bias currents (upto 15 mA). This assertion drive home the point that reducing photon-lifetime through a shallow surface etch in the top DBR reduces the device self-heating which in-turn has the desired effect of improving the device static performance. A careful optimization of the surface etch-depth has the additional benefit of improving the high-speed performance.
CONCLUSIONS
In this paper, we applied our simple empirical thermal model to study the impact of photon lifetime on the thermal performance of 850-nm VCSELs optimized for high-speed operation. We analyzed two VCSELs with different photon lifetimes (6.8 and 1.4 ps) corresponding to 0 and 55 nm surface etch in the top DBR in devices with 9-μm inner aperture diameter. Our empirical model requires temperature dependence of macroscopic VCSEL parameters such as threshold current, internal quantum efficiency, internal optical loss, series resistance and thermal impedance. Adopting a consistent procedure for both the devices, we deduce this temperature dependence through CW measurements of output power, voltage and emission wavelength as a function of bias current over an ambient temperature range of 15-100
• C. It is important to note that the methods used in this work can potentially be applied to any VCSEL design. As a consequence, aside from some minor modifications in the relations for the barrier bandgap energy, lasing energy, and internal quantum efficiency, our empirical thermal model is generally applicable for a wide class of VCSELs across a broad range of ambient temperatures. We demonstrate that our thermal model can reproduce the measured VCSEL characteristics with reasonable accuracy (< 10% error), indicating that our model is consistent from the standpoint of optical, electrical, and thermal performance across a broad range of ambient temperatures. Such an agreement speaks of the underlying accuracy of the extracted temperature dependence of various VCSEL parameters. A careful analysis of changes in the threshold current and internal quantum efficiency shows that for both the devices, thermal rollover occurs because of a bias-current induced increase in the device temperature which increases the threshold current and causes a sharp reduction in the value of internal quantum efficiency.
The LPD coefficient K shows a similar behavior for both the devices across a broad range of ambient temperatures. Close to I th , K is quite high because recombination heating dominates in this region. The rapid reduction of K with increasing I b is due to a reduction in the recombination heating coefficient and a simultaneous increase in the absorption heating coefficient. These two effects reinforce each other. The LPD coefficient assumes a minimum value at a specific bias current and with further increase in bias current it increases gradually. This increase in the value of K is singularly dominated by carrier leakage as both absorption and carrier thermalization heating saturate and rollover at these bias currents. Contrasting the evolution of K for the two devices, it can be concluded that the onset of optical power saturation in this class of VCSELs can be delayed if the magnitude of K is reduced. For the devices analyzed in this work a reduction in K is brought about through reduction of the device photon-lifetime.
A comparative thermal analysis of devices A and B, which differ in their cavity photon lifetime, shows a trade-off between absorption heating and carrier leakage. Overcompensating for absorption heating can cause an increase in carrier leakage and vice versa. In these devices, absorption heating is reduced by a shallow surface etch in the top DBR. Beyond a certain etch-depth, cavity losses become so high that a very high carrier density is needed to achieve threshold gain which in-turn increases carrier leakage.
